

**UTC** UNISONIC TECHNOLOGIES CO., LTD

# MJE13003-E

# **HIGH VOLTAGE FAST-SWITCHING NPN** POWER TRANSISTOR

#### DESCRIPTION

The UTC MJE13003-E designed for use in high-volatge, high speed, power switching in inductive circuit, It is particularly suited for 115 and 220V switchmode applications such as switching regulator's, inverters, DC-DC converter, Motor control, Solenoid/Relay drivers and deflection circuits.

#### **FEATURES**

\*Collector-Emitter Sustaining Voltage:

V<sub>CEO</sub> (sus)=300V.

\*Collector-Emitter Saturation Voltage:

V<sub>CE(sat)</sub>=1.0V(Max.) @I<sub>C</sub>=1.0A, I<sub>B</sub> =0.25A

\*Switch Time- tf =0.7µs(Max.) @Ic=1.0A.


### ORDERING INFORMATION

Ordering Number		Deekege	Pin	Assignm	Decking		
Lead Free	Halogen Free	Package	1	2	3	Packing	
MJE13003L-E-x-T6S-K	MJE13003G-E-x-T6S-K	TO-126S	В	С	E	Bulk	
MJE13003L-E-x-T92-B	MJE13003G-E-x-T92-B	TO-92	В	С	E	Tape Box	
MJE13003L-E-x-T92-K	MJE13003G-E-x-T92-K	TO-92	В	С	E	Bulk	
MJE13003L-E-x-T92-A-B	MJE13003G-E-x-T92-A-B	TO-92	E	С	В	Tape Box	
MJE13003L-E-x-T92-A-K	MJE13003G-E-x-T92-A-K	TO-92	E	С	В	Bulk	

#### MARKING INFORMATION

PACKAGE	MARKING
TO-126S	UTC Deleter Lot Code MJE13003 Deleter L: Lead Free 1 G: Halogen Free
TO-92	Lot Code Lot Code Lot Code Li Lead Free G: Halogen Free Data Code

# NPN EPITAXIAL SILICON TRANSISTOR



### ABSOLUTE MAXIMUM RATINGS

PARAMETER			SYMBOL	RATINGS	UNIT	
Collector-Emitter Voltage			V <sub>CEO(SUS)</sub>	400	V	
Collector-Emitter Voltage			V <sub>CEV</sub>	700	V	
Emitter Base Voltage			V <sub>EBO</sub>	9	V	
Collector Current	Continuous		Ι <sub>C</sub>	1.5	А	
	Peak (1)		I <sub>CM</sub>	3	A	
Base Current	Continuous		I <sub>B</sub>	0.75	۸	
base Current	Peak (1)		I <sub>BM</sub>	1.5	A	
Emitter Current	Continuous		Ι <sub>Ε</sub>	2.25	A	
	Peak (1)		I <sub>EM</sub>	4.5		
	T -05°0	TO-92	-	1.1	w	
	T <sub>A</sub> =25°C	TO-126S		1.4	vv	
	Derate	TO-92		8	14/100	
Total Dowar Dissinction	above 25°C	TO-126S		11.2	W/°C	
Total Power Dissipation	T -05°0	TO-92	PD	1.5	- W	
	T <sub>C</sub> =25°C	TO-126S		20		
	Derate	TO-92		12		
above 25°C T		TO-126S		160	W/°C	
Junction Temperature			TJ	150	°C	
Storage Temperature			T <sub>STG</sub>	-65 to +150	°C	

## THERMAL CHARACTERISTICS

PARAMETER		SYMBOL	RATINGS	UNIT
Junction to Ambient	TO-92	0	113.6	°C/W
	TO-126S	$\theta_{JA}$	89	0/00
lunation to Coop	TO-92	0	80	°C/W
Junction to Case	TO-126S	θ <sub>JC</sub>	6.25	C/W
Maximum Load Temperature for Solderi 1/8" from Case for 5 Seconds	ng Purposes:	ΤL	275	°C

Note: 1. Pulse Test : Pulse Width=5ms,Duty Cycle≤10%

2. Designer 's Data for "Worst Case" Conditions – The Designer 's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves – representing boundaries on device characteristics – are given to facilitate "Worst case" design.



# MJE13003-E

# NPN EPITAXIAL SILICON TRANSISTOR

# ■ ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25°C, unless otherwise specified)

			MIN	TVD	MAX	
	SYMBOL	TEST CONDITIONS	IVIIIN	ΠΥΡ	IVIAX	UNIT
OFF CHARACTERISTICS (1)			400			
Collector-Emitter Sustaining Voltage	V <sub>CEO(SUS)</sub>	I <sub>C</sub> =10 mA , I <sub>B</sub> =0	400			V
		V <sub>CEV</sub> =Rated Value, V <sub>BE</sub> (off)=1.5 V			1	mA
Collector Cutoff Current	I <sub>CEV</sub> V <sub>CEV</sub> =Rated Value,				5	mA
		V <sub>BE</sub> (off)=1.5V,Tc=100°C			Ŭ	
SECOND BREAKDOWN	T		1			
	h <sub>FE1</sub>	I <sub>C</sub> =0.5 A, V <sub>CE</sub> =2V	8		40	
DC Current Gain	h <sub>FE2</sub>	I <sub>C</sub> =1 A, V <sub>CE</sub> =2V	3		25	
	h <sub>FE3</sub>	I <sub>C</sub> =200mA, V <sub>CE</sub> =10V	9		40	
		I <sub>C</sub> =0.5A, I <sub>B</sub> =0.1A			0.5	
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> =1A, I <sub>B</sub> =0.25A			2.5	V
		I <sub>C</sub> =1.5A, I <sub>B</sub> =0.5A			3	
Deep Emitter Caturation Valtage		I <sub>C</sub> =0.5A, I <sub>B</sub> =0.1A			1	V
Base-Emitter Saturation Voltage	V BE(SAT)	I <sub>C</sub> =1A, I <sub>B</sub> =0.25 A			1.2	V
DYNAMIC CHARACTERISTICS	_	_				
Current-Gain-Bandwidth Product	f⊤	I <sub>C</sub> =100mA, V <sub>CE</sub> =10 V, f=1MHz	4	10		MHz
Output Capacitance	Cob	V <sub>CB</sub> =10V, I <sub>E</sub> =0, f=0.1MHz		21		pF
SWITCHING CHARACTERISTICS (TABL	E 1)					
Delay Time	t <sub>d</sub>			0.05	0.1	μs
Rise Time	tr	$V_{cc}=125V, I_{c}=1A,$		0.5	1	μs
Storage Time	ts	$I_{B1}=I_{B2}=0.2A$ , $t_{P}=25\mu s$ ,		2	4	μs
Fall Time	t <sub>f</sub>	-Duty Cycle≤1%		0.4	0.7	μs
INDUCTIVE LOAD, CLAMPED (TABLE 1	, FIGURE 7)					
Storage Time	t <sub>sv</sub>			1.7	4	μs
Crossover Time	t <sub>c</sub>	$I_{c}=1A,Vclamp=300V,$		0.29	0.75	μs
Fall Time	t <sub>fi</sub>	$I_{B1}=0.2A, V_{BE}(off)=5V, T_{C}=100^{\circ}C$		0.15		μs

# CLASSIFICATION OF h<sub>FE1</sub>

RANK	А	В	С	D	E	F
RANGE	8 ~ 16	15 ~ 21	20 ~ 26	25 ~ 31	30 ~ 36	35 ~ 40



## APPLICATION INFORMATION





Table 1.Test Conditions for Dynamic Performance

Table 2	Typical	Inductive	Switching	Performance
	i ypioui	maaouvo	ownormig	r ononnanoo

I <sub>C</sub>	T <sub>C</sub>	Τ <sub>sv</sub>	Τ <sub>RV</sub>	T <sub>FI</sub>	T <sub>⊤l</sub>	T <sub>C</sub>
(AMP)	(°C)	(μs)	(μs)	(µs)	(µs)	(µs)
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28



Note: All Data Recorded in the inductive Switching Circuit Table 1





# MJE13003-E

### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase, However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each wave form to determine the total switching time, For this reason, the following new terms have been defined.

t<sub>SV</sub>=Voltage Storage Time, 90% IB1 to 10% Vclamp

t<sub>RV</sub>=Voltage Rise Time, 10-90% Vclamp

t<sub>FI</sub>=Current Fall Time, 90-10% I<sub>C</sub>

 $t_{\text{TI}}\text{=}\text{Current Tail},\,10\text{-}2\%~I_{\text{C}}$ 

 $t_{C}\mbox{=}C\mbox{rossover}$  Time, 10% Vclamp to 10%  $I_{C}$ 

An enlarged portion of the inductive switching waveforms is shown in Figure 1 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

PSWT=1/2 Vcclc (tc)f

In general, trv + tfi=tc. However, at lower test currents this relationship may not be valid.

As is common with most switching transistor, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (tc and tsv) which are guaranteed at 100°C.

#### **RESISTIVE SWITCHING PERFORMANCE**




Fig 4. Thermal Response



# MJE13003-E

## SAFE OPERATING AREA INFORMATION

#### FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second break-down. Safe operating area curves indicate Ic – VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on Tc=25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when Tc $\geq$ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 5 may be found at any case tem-perature by using the appropriate curve on Figure 7.


 $T_J(pk)$  may be calculated from the data in Figure 5. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

### **REVERSE BIAS**


For inductive loads, high voltage and high current must be sustained simultaneously during turn–off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage–current conditions during re-verse biased turn–off. This rating is verified under clamped conditions so that the device is never subjected to an ava-lanche mode. Figure 6 gives RBSOA characteristics.



VCEV,COLLECTOR-EMITTER LAMP VOLTAGE(VOLTS)



### TYPICAL CHARACTERISTICS





UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

